
59
8008H–AVR–04/11
ATtiny48/88
9.3.7
PCMSK2 – Pin Change Mask Register 2
Bits 7:0 – PCINT[23:16]: Pin Change Enable Mask 23:16
Each PCINT[23:16] bit selects whether pin change interrupt is enabled on the corresponding I/O
pin. If PCINT[23:16] is set and the PCIE2 bit in PCICR is set, pin change interrupt is enabled on
the corresponding I/O pin. If PCINT[23:16] is cleared, pin change interrupt on the corresponding
I/O pin is disabled.
9.3.8
PCMSK1 – Pin Change Mask Register 1
Bits 7:0 – PCINT[15:8]: Pin Change Enable Mask 15:8
Each PCINT[15:8] bit selects whether pin change interrupt is enabled on the corresponding I/O
pin. If PCINT[15:8] is set and the PCIE1 bit in PCICR is set, pin change interrupt is enabled on
the corresponding I/O pin. If PCINT[15:8] is cleared, pin change interrupt on the corresponding
I/O pin is disabled.
9.3.9
PCMSK0 – Pin Change Mask Register 0
Bits 7:0 – PCINT[7:0]: Pin Change Enable Mask 7:0
Each PCINT[7:0] bit selects whether pin change interrupt is enabled on the corresponding I/O
pin. If PCINT[7:0] is set and the PCIE0 bit in PCICR is set, pin change interrupt is enabled on the
corresponding I/O pin. If PCINT[7:0] is cleared, pin change interrupt on the corresponding I/O
pin is disabled.
Bit
7
65
43
2
1
0
PCINT23
PCINT22
PCINT21
PCINT20
PCINT19
PCINT18
PCINT17
PCINT16
PCMSK2
Read/Write
R/W
Initial Value
0
Bit
7
65
43
2
1
0
PCINT15
PCINT14
PCINT13
PCINT12
PCINT11
PCINT10
PCINT9
PCINT8
PCMSK1
Read/Write
R/W
Initial Value
0
Bit
7
65
43
21
0
PCINT7
PCINT6
PCINT5
PCINT4
PCINT3
PCINT2
PCINT1
PCINT0
PCMSK0
Read/Write
R/W
Initial Value
0